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Abstract - Photonic choke joint (PCJ) structures for dual-
polarization waveguides have been investigated for use in device 
and component packaging. This interface enables the realization 
of a high performance non-contacting waveguide joint without 
degrading the in-band signal propagation properties. The choke 
properties of two tiling approaches, symmetric square Cartesian 
and octagonal quasi-crystal lattices of metallic posts, are explored 
and optimal PCJ design parameters are presented. For each of 
these schemes, the experimental results for structures with finite 
tilings demonstrate near ideal transmission and reflection 
performance over a full waveguide band. 
Index Terms -Antenna feeds, periodic structures, waveguide 
mounts, component packaging, waveguides. 
1. INTRODUCTION 
A waveguide joint provides an interface for a variety of 
modularized waveguide components. Historically, both cover 
and choke flanges have been used [1] to provide a low 
impedance ohmic contact for waveguide connection and split-
block component packaging. The cover flange has a flat 
smooth surface that can be aligned with sufficient accuracy to 
produce minimal discontinuity and loss. The choke flange 
uses impedance transformation techniques to provide a virtual 
electrical short at the waveguide wall. This avoids voltage 
breakdown at the waveguide joint for limited-bandwidth high-
power applications. By design, the physical contact provides 
a high thermal and electrical conductance interface. 
To achieve high thermal isolation, photonic crystal 
structures have been used as an alternative approach for 
realizing waveguide joints [2]. Such a structure essentially 
forms an artificial dielectric [3] in the plane of the waveguide 
joint with a stop band. Conceptually, this can be realized by 
placing an infinite two-dimensional array of dielectric or 
metallic pillars perpendicular to the waveguide similar to the 
example shown in Fig lea). In practice, the allowable leakage 
sets the size of the finite array required. The joint's periodic 
structure is patterned on one side of the flange. The other side 
of the interface is t1at and approximates a perfect-electric wall. 
The frequency response of the joint will depend on the shape 
of, the spacing between pillars and the gap between the pillar 
and the t1at t1ange. These parameters can be adjusted to 
provide a virtual short at the edge of the waveguide without 
requiring physical contact between the two t1ange surfaces. 
Such a structure is highly suitable for low-power, non-
contacting waveguide interfaces. It also can be used to provide 
thermal isolation, reduce mating tolerance between two 
waveguides, and simplify the waveguide assembly [4]. The 
space between the flanges can also be used to define a suitable 
enclosure for planar circuits [5, 6]. 
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Fig. 1. (a) A 3·0 model of the square waveguide with photonic choke 
joint and its cross-sectional view is presented. The plan views of 
pillar layout with finite (b) hexagonal, (c) Cartesian, and (d) 
octagonal tilings are shown. 
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Fig. 2. The reflection and transmission responses are shown for a 
square waveguide joint employing a PCJ with hexagonal tiling (Fig. 
l(b» when excited in TELO (solid) and TEo.1 (dashed) mode. The 
simulated flange spacing (g) is O.0088a. 
In previous work [2], a photonic choke joint (PCI) has been 
demonstrated for rectangular waveguide with a hexagonal 
tiling of metallic square pillars. Its tiling pattern is similar to 
the one shown in Fig. l(b). In directly applying this approach 
to a square waveguide, the input return losses in the TEj,Q and 
TEo,! modes are asymmetric, and in-band spurious responses 
are observed. For an example see Fig 2. In this figure, the 
frequency response is normalized to the waveguide cut-off 
frequency, .t; =cl2a, where c is the speed of light in free space 
and a is the width of the waveguide broad-wall. This behavior 
is a result of the two polarizations encountering different 
boundary conditions. Motivated by this observation we 
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explore the use of rotationally-symmetric-tilings to eliminate 
these spurious responses. 
In this paper, we demonstrate two PC]s suitable for use with 
dual polarization square waveguide. The Cartesian and 
octagonal tiling patterns are introduced in Section II. The 
optimal arrangement and dimensions of square pillars for the 
Cartesian tiling are described in Section III. Section IV 
describes the optimal arrangement of the circular pillars in the 
octagonally tiled structure. The performance as a function of 
the number of pillar rows is discussed in Section V. A 
comparison of measurements and simulations is provided in 
Section VI. Finally, conclusions are provided in Section VII. 
II. PHOTONIC CHOKE ]OINT GEOMETRIES 
We have considered two PC] tiling arrangements that are 
highly suitable for waveguide implementation in terms of ease 
of fabrication and design. For fabrication simplicity, we use 
metallic pillars with either square or circular cross-sections 
arranged in four-fold and eight-fold rotationally symmetric 
patterns, respectively. This selection leads to the design of 
periodic Cartesian and octagonal PC] tilings as shown in Fig 
l(c) and led), respectively. The flange parallelism and gap 
spacing (g) are controlled. Several waveguide PC] parameters 
were studied to obtain the minimum power leakage over a 
large bandwidth. By scaling the optimal dimensions by the 
guide cutoff frequency this design approach can be applied to 
other dual-polarization guided wave structures [7]. Although 
we have also investigated the use of this technique for circular 
guide we present only the results for square cross-section 
guides in the interest of brevity. 
III. CARTESIAN TILING OF SQUARE PILLARS 
In this scheme, the orientation· of the pillars is studied to 
determine maximum power confinement with respect to the 
laterally propagating waves. In the square waveguide case, the 
majority of the constituent modes propagate in the direction 
perpendicular to the waveguide walls. To study this effect, we 
constructed and simulated simple PC] models using Ansoft 
HFSS software with five rows of pillars as shown in Fig. 3(a), 
(b) and (c). Perfect magnetic sidewalls are placed on two 
edges of the model to simulate an infinitely wide PC] area. 
Perfect electric conductors are used on the upper and lower 
boundaries that define the PC] tiling geometry. The input and 
output ports are excited by a plane wave. We find the 
structure's input impedance is a good indicator of the 
arrangements effectiveness. This impedance has only a 
reactive component since the structure has essentially no 
ohmic loss. For maximum field confinement, the input 
impedance should be as low as possible compared to the 
characteristic impedance of free space. This results in a wide 
stop band. We tuned the pillar width (d) and the spacing 
between pillars (c) of each arrangement relative to a. We 
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Fig. 3. The Cartesian tiling (a) in-line pillars, (b) alternating pillars 
and (c) pillars rotated by 45 degrees where the square pillar widths 
are O.6a, O.75a and OAa, respectively are shown. The pillar spacing's 
are c,=1.12a, c2=1.l2a and cJ=O.68a, respectively. The simulated 
flange spacing g is O.0088a. 
observe that the tiling with in-line pillars produces the highest 
input impedance with numerous in-band spurious responses 
whereas the tiling with alternating pillars produces the lowest 
input impedance. We have selected the tiling with square 
pillars that are rotated by 45 degrees with respect to the 
orientation of the square waveguide. This arrangement 
satisfies the desired symmetry and removes the spurious 
responses (see Fig. 3). In all cases, the pillar height hand 
flange spacing g has an insignificant effect on the input 
impedance response [2] and they are set to O.037a and O.0088a, 
respectively. 
With proper tiling of the square pillars, we constructed the 
PC] for square waveguide. The simulation results of the 
proposed PC] with three rows are shown in Fig. 4. The results 
show that the structure produces a leakage less than 0.001 up 
to 1.611, when the flange spacing is below 0.0088a. The power 
leakage is determined through the S-parameter relationship: 1-
IS2J-IS,J. In addition, the Cartesian PC] results in reflections 
less than -24 dB without in-band spurious response up to 
1.82J;. The power leakage of less than 1 % can be maintained 
when the gap spacing is less than 0.035a. 
IV. OCTAGONAL TILING OF CIRCULAR PILLARS 
For a second realization of the PC], we used a quasi-crystal 
pillar arrangement with an eight-fold rotational symmetry [8]. 
The waveguide is placed at the center of this pattern as shown 
in dashed-lines in Fig 5. Three rows of circular pillars are 
placed at the vertices of the quasi-crystal arrangement. The 
optimized dimension of this PC] yields the waveguide 
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Fig. 4. The simulated power leakage, transmission and reflection of 
the Cartesian tiling are shown. This PCl has three rows of square 
pillars with dimensions c
c
=0.68a and d,.=OAa for selected g ranging 
from 0.0088a to 0.0439a. 
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Fig. 5. The quasi-crystal tiling used for octagonal PCl is shown. The 
dots indicate the center position of the cylindrical pillars. 
0.1 
~ 0.01 
V1 
N 0.001 
Vi' 
..:. 0.0001 
transition with low power leakage when the t1ange spacing is 
below 0.0088a as shown in Fig. 6. This design results in 
ret1ections below -26 dB, up to -2!c. From these results, it is 
clear that the PCI with octagonal tiling pillars has higher 
leakage than that of the Cartesian tiling, and it is more 
sensitive to the t1ange-to-pillar gap spacing. Addition of 
another row of pillars reduces these concerns. 
V. NUMBER OF ROWS OF PILLARS IN WAVEGUIDE PCI 
The power leakage in the waveguide PCI is dependent on 
the number of rows of pillars. As the number of row increases, 
the power leakage is significantly reduced around the center of 
the operating band. However, increasing the number of rows 
has little effect near the upper or lower end of the operating 
bandwidth as shown in Fig. 7 for PCIs with both Cartesian 
and octagonal tilings. Therefore for practical realizations, a 
finite number of rows of pillars can be used while maintaining 
a low loss interface. 
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Fig. 7. The frequency response of the power leakage of the Cartesian-
a o and the octogonal-tiling waveguide photonic choke joints with 
different number of rows of pillars are shown. 
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Fig. 6. The simulated power leakage, transmission and reflection of 
the octagonal tiling are shown. This PCl has three rows of square 
pillars with dimensions c,=0.68a and d,=0.18a for selected g ranging 
from 0.0088a to 0.0439a. 
VI. EXPERIMENTAL RESULTS 
Waveguide PCI test fixtures were fabricated from copper. 
(See Fig. 8.) The designs are based on WR22.4 waveguide 
standard <t:=26.35GHz) and they were tested from 28 to 47 
GHz with a HP-85 10 network analyzer. The waveguide PCIs 
were connected to full-band rectangular-to-square waveguide 
transitions. A Thru-Ret1ect-Line calibration was performed in 
the square guide with the measurement reference planes 25.4 
mm from the plane of the PCI. The measured data were not 
corrected for the loss associated with these square waveguide 
extensions «0.04 dB loss). The return loss and transmission 
of the waveguide were measured at different gaps between the 
pillars and opposing t1ange ranging from 0 mm to 0.16 mm 
(a) (b) 
Fig. 8. The fabricated waveguide flanges with (a) Cartesian and (b) 
octagonal tiling photonic choke joint are shown. 
(O.028a). The experimental results are in agreement with 
simulation. At zero gap spacing we observe constant loss 
across the measurement band consistent with the estimated 
loss of the waveguide extensions. As the gap size is increased, 
the high frequency response is degraded. This trend was 
observed both in our simulations and measurements. 
However, larger deviations and sensitivity to alignment were 
observed with the PC} test samples. This can be seen in the 
high frequency response shown in Figures 9 and 10. Both PC} 
designs provide low in-band power leakage of less than 3% 
when the gap size is smaller than O.l6mm (0.028a). 
VII. CONCLUSION 
New PC} structures with symmetrical tilings for dual 
polarization waveguides have been described. These high 
performance non-contacting waveguide joints are useful for 
providing a suitable working volume for planar circuitry, high 
thermal isolation, and DC blocking in a relatively small 
volume. These designs exhibit low loss and broadband 
symmetric polarization response. 
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Fig. 9. The frequency response of the measured and simulated S-
parameters for a Cartesian tiling PCI is shown. The simulated gap 
spacings vary from 0.0088a to 0.0352a. The measured data 
corresponds to a gap of 0.028a. 
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Fig. 10. The frequency responses of the measured and simulated S· 
parameter for the octagonal tiling PCJ are shown. The simulated gap 
spacings vary from 0.0088a to 0.0352a. The measured data 
correspond to a gap of 0.028a. 
